

MAC for Machine-Type Communications in Industrial IoT—Part II: Scheduling and Numerical Results

Jie Gao¹, Member, IEEE, Mushu Li, Student Member, IEEE, Weihua Zhuang², Fellow, IEEE, Xuemin Shen³, Fellow, IEEE, and Xu Li, Member, IEEE

Abstract—In the second part of this article, we develop a centralized packet transmission scheduling scheme to pair with the protocol designed in Part I and complete our medium access control (MAC) design for machine-type communications in the industrial Internet of Things. For the networking scenario, fine-grained scheduling that attends to each device becomes necessary, given stringent Quality-of-Service (QoS) requirements and diversified service types, but prohibitively complex for a large number of devices. To address this challenge, we propose a scheduling solution in two steps. First, we develop algorithms for device assignment based on the analytical results from Part I, when parameters of the proposed protocol are given. Then, we train a deep neural network for assisting in the determination of the protocol parameters. The two-step approach ensures the accuracy and granularity necessary for satisfying the QoS requirements and avoids excessive complexity from handling a large number of devices. Integrating the distributed coordination in the protocol design from Part I and the centralized scheduling from this part, the proposed MAC protocol achieves high performance, demonstrated through extensive simulations. For example, the results show that the proposed MAC can support 1000 devices under an aggregated traffic load of 3000 packets per second with a single channel and achieve < 0.5 ms average delay and $< 1\%$ average collision probability among 50 high priority devices.

Index Terms—Industrial Internet of Things (IIoT), machine-type communications, medium access control (MAC), scheduling.

I. INTRODUCTION

INDUSTRIAL Internet of Things (IIoT) demands design innovations in wireless communications to enhance the support for machine-type communications (MTCs) [1]. Part I of this work introduces our medium access control (MAC) protocol for MTC in IIoT [2], which provides a potential to increase network capacity and improve Quality-of-Service

(QoS) performance through increasing channel utilization efficiency. Meanwhile, how to utilize this potential to *guarantee* stringent QoS requirements in a dense network calls for further investigation. Specifically, given the proposed mini-slot-based slot structure and a large number of devices, proper *scheduling*, i.e., determining the slot/cycle lengths and assigning the devices specific slots and mini-slots, has a significant impact on the MAC performance.

In our networking scenario, scheduling is for single-hop and uplink communications. Even in this limited scope, many research works exist in the literature, with a common focus on the trade-off between performance and signaling overhead. Early works include the development of semi-persistent scheduling for voice over IP in LTE [3], which aims to achieve a balance between system capacity and signaling overhead. For the wireless local area network (WLAN), Wang and Zhuang proposed a token-based scheduling scheme, which achieves performance prioritization for different traffic types with a low overhead in a fully connected network [4]. Gamage *et al.* [5] developed uplink scheduling for WLAN and cellular interworking to enable multihoming voice and data services.

Despite the abundance of existing studies, scheduling in the setting of MTC and IIoT remains challenging. Ksentini *et al.* [6] noted the potentially overwhelming overhead in the uplink scheduling with a massive number of MTC connections and consider a simple round-robin scheduling algorithm for the case with no QoS requirements. Lioumpas and Alexiou [7] recognized that schedulers designed for general cellular networks cannot be directly applied to MTC, due to a higher device density and a wider variety of QoS requirements, and proposed a scheduling algorithm to prioritize devices with low delay tolerance. However, the delay requirements considered therein is in the range from 10 milliseconds (ms) to 10 min, which can be too large for IIoT applications.

To handle a large number of devices, a popular strategy is to divide the devices into groups (or clusters) and schedule the devices based on the groups [8]. Si *et al.* [9] proposed a grouping-based algorithm that adjusts the service rate for each user group to provide statistical QoS guarantees, where the considered delay requirements are in the range from 20 to 100 ms. Karadag *et al.* [10] presented semipersistent scheduling for MTC in cellular networks, taking delay constraints of devices into account, where devices have periodic traffic

Manuscript received August 12, 2020; revised November 16, 2020; accepted November 30, 2020. Date of publication December 18, 2020; date of current version June 7, 2021. This work was supported in part by the Research Grants from Huawei Technologies Canada and in part by the Natural Sciences and Engineering Research Council of Canada. (Corresponding author: Jie Gao.)

Jie Gao is with the Department of Electrical and Computer Engineering, Marquette University, Milwaukee, WI 53233 USA (e-mail: j.gao@marquette.edu).

Mushu Li, Weihua Zhuang, and Xuemin Shen are with the Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ON N2L 3G1, Canada (e-mail: mushu.li@uwaterloo.ca; wzhuang@uwaterloo.ca; sshen@uwaterloo.ca).

Xu Li is with Huawei Technologies Canada Inc., Ottawa, ON K2K 3J1, Canada (e-mail: xu.lica@huawei.com).

Digital Object Identifier 10.1109/JIOT.2020.3045831

arrivals. Zhang *et al.* [11] proposed a random access scheme for MTC in cellular networks by grouping devices according to their delay requirements and applying access control for each group based on the group size, aggregated packet arrival rate, etc. Arouk *et al.* [12] proposed a group paging-based scheduling for massive MTC access in cellular networks, where the key idea is to scatter the contention for channel access to improve performance in terms of delay, collision probability, and energy consumption. The focuses of the last two works are on throughput maximization and energy consumption reduction, respectively, rather than supporting a stringent (e.g., ms level) delay requirement.

Given a high device density, diversified service types, and stringent QoS requirements, scheduling may need to be further fine-grained. Specifically, a scheduler may need to attend to the available information (e.g., packet arrival rate) or access strategy of each single device. Salodkar *et al.* [13] proposed a learning-assisted scheduling scheme, in which each device uses reinforcement learning to determine a preferred transmission rate and a base station (BS) schedules the device with the highest rate. Such a scheme can adapt to unknown packet arrival statistics. Chang *et al.* [14] proposed device-level uplink scheduling schemes based on conflict-avoiding codes, in which each device is assigned a 2D code matrix. These schemes are applicable when multiple channels are available. In their recent work, Rodoplu *et al.* [15] presented proactive forecasting-assisted scheduling to support massive access in the Internet of Things (IoT), which explores machine learning to predict the traffic of each device and reserve channel time accordingly. The scheme improves network performance with low overhead. Yang *et al.* [16] utilized a neural network to predict the number of IoT devices and Wi-Fi users, which facilitates dynamic scheduling and channel allocation for co-existing IoT and Wi-Fi communications.

In Part II of this work, our objective is to develop an effective scheduling scheme to pair with the proposed protocol in Part I. Different from the existing works, we focus on achieving QoS guarantee with very low delays. As a part of our MAC protocol, the scheduling scheme contributes to a customized link-layer solution to MTC in IIoT, supporting high device density, diversified service types, and stringent QoS targets. While we aim to maximize channel utilization efficiency through delicate *distributed* coordination in the MAC protocol in Part I, the focus of Part II is to develop a *centralized* analysis-based scheduling scheme. The scheduling scheme should achieve a desired balance in the QoS of different services or different QoS metrics for the same service. The integration of distributed coordination and centralized control is expected to strengthen the proposed MAC protocol.

With a large number of devices, finding a proper assignment for a centralized scheduler can be prohibitively complex. Scheduling for a dense network with hundreds or even thousands of devices can be beyond the reach of conventional approaches, when the packet arrival rate of each device may impact the protocol parameters and the QoS requirement of each device needs to be satisfied. This motivates us to exploit neural networks to assist scheduling. We propose to schedule in two steps, i.e., slot/mini-slot assignment and protocol

parameter selection, and develop methods to reduce complexity in each step. The main contribution of this part is twofold: First, we develop algorithms to assign devices specific slots and mini-slots of the proposed protocol in Part I, when the protocol parameters are given. Based on the analytical results in Part I, the proposed algorithms sort devices of each type, estimate the impact of potential assignments for each device, and make assignments for the devices one by one. As a result, the assignments possess the due accuracy and granularity necessary for satisfying diverse and stringent QoS requirements; Second, to determine the protocol parameters, we exploit a deep neural network (DNN) to assist scheduling. The DNN is structured such that it can be used given any number of devices and learn the mapping from various combinations of device and packet arrival profiles and protocol parameter settings to the resulting scheduling performance. We demonstrate that, after sufficient training, the DNN can learn the mapping. Then, given a specific device and packet arrival profile, the DNN can be used to compare different protocol parameter settings and determine proper parameters for the proposed MAC. In addition, we perform extensive simulations to demonstrate the properties of the proposed MAC protocol, the accuracy of the analysis in Part I, and the performance of the scheduling scheme developed in this part.

The remainder of Part II is organized as follows. Section II describes the scheduling problem. Section III investigates the device assignment. In Section IV, we exploit a DNN to determine protocol parameters. Section V present the numerical results, and Section VI concludes this work.

II. SCHEDULING PROBLEM

Our considered network scenario and proposed MAC protocol are given in Sections II and III of Part I, respectively [2]. To avoid redundancy, we refer readers to the aforementioned sections for the related information. According to the protocol description in Section III and performance analysis in Section IV in Part I of this article, it is clear that the following factors have significant impact on the performance of the proposed MAC protocol.

- 1) The number of mini-slots in each slot, i.e., n_m .
- 2) The assignment cycles r^H , r^R , and r^L , which serve as different frame lengths for different types of devices.
- 3) The device assignment, i.e., the allocation of devices to slots and mini-slots.

We refer to the problem of determining the above factors with the objective of satisfying QoS requirements as the packet transmission scheduling problem, which is illustrated in Fig. 1. The access point (AP) in the network is expected to have computing capability and conduct the scheduling.

Note that the scheduling problem may not always be feasible. Indeed, we cannot guarantee the satisfaction of arbitrary QoS requirements given an arbitrarily large set of devices with arbitrary packet arrival rates. Thus, the objective here is to investigate effective scheduling that can support as many devices as possible while satisfying their QoS requirements.

Given the sets of all devices $\mathcal{D} = \{1, \dots, D\}$, HP devices $\mathcal{D}^H$, RP devices $\mathcal{D}^R$, LP devices $\mathcal{D}^L$, and packet arrival rates




Fig. 1. Illustration of the scheduling problem. Different colors in the sub-blocks of a mini-slot correspond to different devices assigned that mini-slot, while dot-filled, solid-filled, and grid-filled patterns represent mini-slots assigned to high-priority (HP), regular-priority (RP), and low-priority (LP) devices, respectively. The scheduling problem involves determining protocol parameters n_m , r^H , r^R , and r^L as well as assigning slots and mini-slots to all devices.

$\{\lambda_i\}, i \in \mathcal{D}$, we attempt to accommodate all devices while satisfying the delay requirements δ^H, δ^R , and δ^L and packet collision probability requirements ρ^H, ρ^R , and ρ^L for the HP, RP, and LP devices, respectively. Based on the protocol, the following constraints exist for the scheduling problem (see Section III-D of Part I).

- 1) The LP assignment cycle length r^L is a multiple of the RP assignment cycle length r^R , which in turn is a multiple of the HP assignment cycle length r^H .
- 2) A mini-slot should not accommodate more than one type of devices.
- 3) If mini-slot m of slot l , where $l \leq r^H$ and $m \leq n_m$, is assigned to a subset of HP devices $\mathcal{I}^H$, then mini-slot m of slot l' , for any $l' \in \{r^H + l, 2r^H + l, \dots, r^L - r^H + l\}$, is also assigned to the same set of HP devices $\mathcal{I}^H$. If mini-slot m of slot l , where $l \leq r^R$ and $m \leq n_m$, is assigned to a subset of RP devices $\mathcal{I}^R$, then mini-slot m of slot l' , for any $l' \in \{r^R + l, 2r^R + l, \dots, r^L - r^R + l\}$, is also assigned to the same set of RP devices $\mathcal{I}^R$. Both cases are illustrated in Fig. 1.

To solve the scheduling problem, we first investigate the device assignment while assuming the protocol parameters n_m, r^H, r^R , and r^L are given. Then, we explore a DNN to assist determining these parameters. In both steps, we assume that mini-slot-based carrier sensing (MsCS), synchronization carrier sensing (SyncCS), differentiated assignment cycles, and superimposed mini-slot assignment (SMsA) from Part I are all adopted in the proposed MAC protocol.

III. DEVICE ASSIGNMENT

In this section, we first discuss the impact of protocol parameters (n_m, r^H, r^R , and r^L) and then investigate the device assignment problem.

A. Impact of n_m

Intuitively, increasing n_m , subject to the conditions mentioned in the end of Section III-B of Part I, can support more devices via more mini-slots. However, increasing n_m increases delay, and consequently packet collision probability, of all devices. Therefore, given the QoS requirements of devices, increasing n_m may reduce the number of supported devices subject to the requirements.

B. Impact of r^H, r^R , and r^L

The delay requirements $\delta^H, \delta^R, \delta^L$ place constraints on r^H, r^R , and r^L , respectively. Consider HP devices for example. When there are n_m mini-slots in each slot, an upper bound on the number of slots per HP assignment cycle, i.e., r^H , is given by¹

$$\bar{r}^H = \left\lfloor \frac{2\delta^H}{n_m T_m + T_x} \right\rfloor \quad (1)$$

where $\lfloor \cdot \rfloor$ is the floor function. The denominator is the length of a slot. The factor “2” in the numerator follows from the fact that the average gap between the beginning of an HP cycle and the arrival of an HP packet is equal to one half of an HP cycle.

Using (1), a relation between n_m and r^H can be obtained. If n_m is large, r^H should be small, and the HP devices will be “densely” packed into the r^H slots. As a result, it can be challenging to satisfy the QoS requirements of HP devices. On the other hand, if n_m is small so that r^H can become large, more slots are available for HP devices in each frame. However, the transmission opportunity for RP and LP devices will decrease. Therefore, determining appropriate values for r^H, r^R , and r^L is crucial but nontrivial.

C. Device Assignment

The assignment of slots and mini-slots to devices is a complex problem. Consider the case with buffer and SMsA. Even if n_m, r^H, r^R , and r^L are given, the device assignment is a combinatorial integer programming problem. Based on the analysis in Section IV-E of Part I, assigning any new device an occupied mini-slot can affect the delay and collision probability of all other devices assigned that mini-slot.

We propose a heuristic algorithm for device assignment, built on the analysis in Section IV of Part I, when n_m, r^H, r^R , and r^L are given. The analysis allows us to estimate the delay and collision probability of devices in a mini-slot after adding each new device to the mini-slot. The proposed assignment algorithm tentatively assigns a device while estimating the resulting performance, with the target of satisfying the QoS requirements of all assigned devices in the process. The following settings are used in the assignment.

- 1) All devices assigned the same mini-slot have the same priority type.
- 2) The maximum packet collision probability among all devices assigned the same mini-slot is referred to as the collision probability for that mini-slot and denoted by $q_{m,l}^c$ for mini-slot m of slot l .

¹The upper bound is obtained under the assumption that every HP device is assigned the first mini-slot of a slot.

- 3) Under the assumption that the impact of collision probability on the cycle length is negligible, the length of an LP cycle can be calculated by

$$T_f^L = \frac{r^L n_m T_m}{1 - \sum_{i \in \mathcal{D}} \lambda_i T_x} \quad (2)$$

which is based on (12) in Part I of this article. The parameter n_s in (12) of Part I, i.e., the number of slots in a general frame, is replaced with r^L in (2) since an LP cycle serves as a frame for LP devices. Note that the use of differentiated assignment cycles does not change the packet arrival rates. Based on the constraints mentioned in Section II, all devices should be scheduled at least once in an LP cycle, which leads to the summation over the packet arrival rates of all devices in the denominator of (2).

Let $\hat{m}_l$ denote the minimum index among the mini-slots of slot l that have not been assigned to any device. For notation simplicity, we omit subscript l in $\hat{m}_l$ when $\hat{m}_l$ and l both appear in the subscript (e.g., $q_{\hat{m}_l, l}^c$ will be written as $q_{\hat{m}_l}^c$). The length of the HP, RP, and LP assignment cycles are denoted by T_f^H , T_f^R , and T_f^L , respectively. The proposed assignment is given in Algorithms 1 and 2. Algorithm 1 is the core algorithm for assigning slots and mini-slots to a set of devices with the same priority for a given cycle length, while Algorithm 2 is the overall algorithm that calls Algorithm 1 to make assignments for all devices and all cycles.

In the two algorithms, variables n_i^c , $\Lambda_{m,l}$, and $\Gamma_{m,l}$ denote the expected number of simultaneously transmitting packets given that device i is transmitting (which can be larger than 1 as a result of a nonzero collision probability), the aggregated packet arrival rate for all devices assigned mini-slot m of slot l , and the accumulated number of packet arrivals for all devices assigned mini-slots 1 to m of slot l in the corresponding cycle, respectively. Detailed description can be found in Appendix C of Part I and is omitted here for brevity.

The basic ideas of Algorithms 1 and 2 are given as follows. Algorithm 1 assigns mini-slots to devices, starting from the first mini-slot of every slot, and tracks the current mini-slot being assigned. It tentatively assigns a device the current mini-slot of all available slots, trying to find the best assignment based on the resulting delay and packet collision probability estimations. If the current mini-slot in none of the slots can accommodate the device by satisfying its collision probability requirement, the algorithm moves to the next mini-slot. The procedure repeats until any of the following three conditions is satisfied: 1) all devices are allocated; 2) there is no more vacant mini-slot; or 3) no current mini-slot can satisfy the delay requirement of a device. Algorithm 2 sorts the devices and calls Algorithm 1 for mini-slot and slot assignment for each device priority type. After obtaining an assignment for HP devices and RP devices, Algorithm 2 extends the assignment for the RP cycle and LP cycle, respectively. Some details of main steps in the algorithms are summarized as follows.

- 1) *Step 3 of Algorithm 1*: The left-hand side of the inequality represents the overall delay including the

Algorithm 1 Core Assignment Algorithm

Input: $\mathcal{D}^\dagger$, $\mathcal{R}^\dagger$, n_m , T_m , T_x , $\{\lambda_i\}_{i \in \mathcal{D}^\dagger}$, $r^\dagger$, $\hat{m}_l$, $\forall l$, $\Gamma_{\hat{m}_l, l}$, $\forall l$.

Output: Assignment matrix $\mathbf{A}^\dagger$ with size $2 \times |\mathcal{D}^\dagger|$.

Initialize: a) $q_{m,l}^c = 0, \forall m, l$; $n_i^c = 0, \Lambda_{\hat{m}_l, l} = 0, \forall l$;

b) Number of assigned devices $N_a^\dagger = 0$.

```

1: for device  $i$  in  $\mathcal{D}^\dagger$  do
2:   Check  $\tau_{\hat{m}_l, l}, \forall l \in \mathcal{R}^\dagger$ .
3:   if  $\min_{l \in \mathcal{R}^\dagger} (\tau_{\hat{m}_l, l} - 1) \times T_f^\dagger + T_x + \tau_0^\dagger > \delta^\dagger$  then
4:     Quit with flag  $F = i$ ;
5:   else
6:     Find set  $\mathcal{S}^\dagger = \{l | (\tau_{\hat{m}_l, l} - 1) \times T_f^\dagger + T_x + \tau_0^\dagger \leq \delta^\dagger\}$ .
7:   end if
8:   Calculate  $\bar{q}_{m,l}^c$  for tentative assignment  $\{\hat{m}_l, l\}, \forall l \in \mathcal{S}^\dagger$ ,
   using either (3a) or (4a) with  $\bar{q}_{m,l}^c$  replaced by  $\bar{q}_{\hat{m}_l, l}^c$ ,
   depending on whether device  $i$  is the first device
   assigned this mini-slot.
9:   if  $\min_{l \in \mathcal{S}^\dagger} \bar{q}_{\hat{m}_l, l}^c > \rho^\dagger$  and  $\hat{m}_l = n_m, \forall l \in \mathcal{S}^\dagger$  then
10:    Quit with  $N_a^\dagger = i$ ;
11:   else if  $\min_{l \in \mathcal{S}^\dagger} \bar{q}_{\hat{m}_l, l}^c > \rho^\dagger$  and  $\exists l \in \mathcal{S}^\dagger: \hat{m}_l < n_m$  then
12:     Update  $\mathcal{R}^\dagger = \{l \in \mathcal{S}^\dagger | \hat{m}_l < n_m\}$ ;
13:     Update  $\hat{m}_l = \hat{m}_l + 1$ , calculate  $\tau_{\hat{m}_l, l}$ , and go to Step 3;
14:   else
15:     Find slot  $l^* = \arg \min_{l \in \mathcal{S}^\dagger} \bar{q}_{\hat{m}_l, l}^c$ ;
16:      $\mathbf{A}^\dagger(1, i) = l^*, \mathbf{A}^\dagger(2, i) = \hat{m}_{l^*}$ ;
17:     Update  $q_{\hat{m}_{l^*}, l^*}^c$  by setting  $q_{\hat{m}_{l^*}, l^*}^c = \bar{q}_{\hat{m}_{l^*}, l^*}^c$ ;
18:     Update  $n_i, \Lambda_{\hat{m}_{l^*}, l^*}, \Gamma_{\hat{m}_{l^*}, l^*}$  using (3b) to (3d) or
     (4b) to (4d).
19:   end if
20: end for
21: return  $\{\hat{m}_l\}_{\forall l}, \{\Gamma_{\hat{m}_l, l}\}_{\forall l}, \mathbf{A}^\dagger, N_a^\dagger$ .
```

base and access delays. The calculation is discussed in Section IV-A of Part I.

- 2) *Step 13 of Algorithm 1 and Steps 6 and 9 of Algorithm 2*: These steps move from the current mini-slot to the next mini-slot of the same slot. As a result, the access delay counted in frames (AD-F) of the next mini-slot needs to be calculated. The calculation of $\tau_{\hat{m}_l, l}$ in these steps is based on (34) in Part I with T_f replaced by the corresponding HP, RP, or LP cycle length.
- 3) *Step 1 of Algorithm 2*: Since each LP assignment cycle consists of r^L/r^H HP cycles and r^L/r^R RP cycles, respectively, the HP and RP assignment cycles can be found accordingly after obtaining the LP cycle length based on (2).
- 4) *Step 14 of Algorithm 2*: The element in the first/second row and the i th column of the device assignment matrix $\mathbf{A}$ gives the index of the slot/mini-slot assigned to device i .
- 5) Matrix $\mathbf{A}$ only gives the first slot/mini-slot assigned to device i . If device i is an HP device and assigned slot and mini-slot $\{l, m\}$, then it is also assigned slot/mini-slot $\{l', m\}$ for any $l' \in \{r^H + l, 2r^H + l, \dots, r^L - r^H + l\}$.

Algorithm 2 Overall Assignment Algorithm**Input:** $n_m, r^H, r^R, T_m, T_x, \mathcal{D}^H, \mathcal{D}^R, \mathcal{D}^L, \{\lambda_i\}_{\forall i \in \mathcal{D}}$.**Output:** Device assignment matrix $\mathbf{A}$ (size $2 \times D$), Assignment success flag F_s .

Initialize: $i = 1, q_{m,l}^c = 0, \forall m, l, n_j^c = 0, \forall j \in \mathcal{D}, F_s = 0$;
 Set $\mathbf{A}^R$ and $\mathbf{A}^L$ to all-zero matrices with sizes $2 \times D^R$ and $2 \times D^L$, respectively.

- 1: Calculate the LP Cycle length using (2). Calculate the RP and HP Cycle length using $T_f^R = T_f^L r^R / r^L$ and $T_f^H = T_f^L r^H / r^L$, respectively.
- 2: Calculate the base delay for HP, RP, and LP devices using $\tau_0^H = T_f^H / 2, \tau_0^R = T_f^R / 2, \tau_0^L = T_f^L / 2$, respectively.
- 3: Sort devices in an increasing order of packet arrival rate for $\mathcal{D}^H, \mathcal{D}^R$, and $\mathcal{D}^L$, respectively.
- 4: Set $\hat{m}_l = 1, \Gamma_{\hat{m},l} = 0$, and $\tau_{\hat{m},l} = 1, \forall l$. Set $\mathcal{D}^\dagger = \mathcal{D}^H, \mathcal{R}^\dagger = \{1, 2, \dots, r^H\}, T_f^\dagger = T_f^H, r^\dagger = r^H, \tau_0^\dagger = \tau_0^H, \delta^\dagger = \delta^H$, and $\rho^\dagger = \rho^H$. Run Algorithm 1 and output $\{\hat{m}_l\}_{\forall l}, \{\Gamma_{\hat{m},l}\}_{\forall l}, \mathbf{A}^\dagger$, and $N_a^\dagger$. Let $\mathbf{A}^H = \mathbf{A}^\dagger$ and $N_a = N_a^\dagger$.
- 5: **if** $N_a^H = |\mathcal{D}^H|$ **then**
- 6: Update $\hat{m}_l = \hat{m}_l + 1, \forall l$; Update $\mathcal{R}^\dagger = \{l | l \in [1, r^R], \hat{m}_l \leq n_m\}$; For each slot $l \in \mathcal{R}^\dagger$ and any $l' \in \{r^H + l, 2r^H + l, \dots, r^R - r^H + l\}$, add l' to $\mathcal{R}^\dagger$ and let $\Gamma_{\hat{m},l'}$ equal $\Gamma_{\hat{m},l}$. Then, calculate $\tau_{\hat{m},l}, \forall l \in \mathcal{R}^\dagger$.
- 7: Run Algorithm 1 with inputs $\{\Gamma_{\hat{m},l}\}_{\forall l}$ and $\mathcal{R}^\dagger$ from Step 6, $\mathcal{D}^\dagger = \mathcal{D}^R, T_f^\dagger = T_f^R, r^\dagger = r^R, \tau_0^\dagger = \tau_0^R, \delta^\dagger = \delta^R, \rho^\dagger = \rho^R$. Obtain output $\{\hat{m}_l\}_{\forall l}, \{\Gamma_{\hat{m},l}\}_{\forall l}, \mathbf{A}^\dagger$, and $N_a^\dagger$. Let $\mathbf{A}^R = \mathbf{A}^\dagger$ and $N_a = N_a + N_a^\dagger$.
- 8: **if** $N_a^R = |\mathcal{D}^R|$ **then**
- 9: Update $\hat{m}_l = \hat{m}_l + 1, \forall l$; Update $\mathcal{R}^\dagger = \{l | l \in [1, r^L], \hat{m}_l \leq n_m\}$; For each slot $l \in \mathcal{R}^\dagger$ and any $l' \in \{r^R + l, 2r^R + l, \dots, r^L - r^R + l\}$, add l' to $\mathcal{R}^\dagger$ and let $\Gamma_{\hat{m},l'}$ equal $\Gamma_{\hat{m},l}$. Then, calculate $\tau_{\hat{m},l}, \forall l \in \mathcal{R}^\dagger$.
- 10: Run Algorithm 1 with inputs $\{\Gamma_{\hat{m},l}\}_{\forall l}$ and $\mathcal{R}^\dagger$ from Step 9, $\mathcal{D}^\dagger = \mathcal{D}^L, T_f^\dagger = T_f^L, r^\dagger = r^L, \tau_0^\dagger = \tau_0^L, \delta^\dagger = \delta^L, \rho^\dagger = \rho^L$. Obtain output $\mathbf{A}^\dagger$, and $N_a^\dagger$. Let $\mathbf{A}^L = \mathbf{A}^\dagger$ and $N_a = N_a + N_a^\dagger$.
- 11: Set $F_s = 1$ if $N_a = D$.
- 12: **end if**
- 13: **end if**
- 14: **return** $\mathbf{A} = [\mathbf{A}^H, \mathbf{A}^R, \mathbf{A}^L], F_s$.

If device i is an RP device and assigned slot and mini-slot $\{l, m\}$, then it is also assigned slot/mini-slot any $l' \in \{r^R + l, 2r^R + l, \dots, r^L - r^R + l\}$. This is reflected in steps 6 and 9 of Algorithm 2 and consistent with the illustration in Fig. 1.

In the core assignment algorithm (Algorithm 1), adding a device to a mini-slot has an impact on $\Lambda_{m,l}, \Gamma_{m,l}$, and $q_{m,l}^c$. Therefore, after assigning device i mini-slot m of slot l , these variables need to be updated for the mini-slot. If device i is the first device assigned mini-slot m of slot l , the following update applies:

$$\tilde{q}_{m,l}^c = 0 \quad (3a)$$

$$\tilde{n}_i = 1 \quad (3b)$$

$$\tilde{\Lambda}_{m,l} = \lambda_i \quad (3c)$$

$$\tilde{\Gamma}_{m,l} = \Gamma_{m,l} + T_f^\dagger \lambda_i \quad (3d)$$

$$\tilde{\tau}_{m,l} = \tau_{m,l} \quad (3e)$$

where $\tilde{x}$ represents an updated value of x after assigning device i , and $T_f^\dagger$ is the corresponding (HP, RP, or LP) cycle length. If device i is not the first device assigned mini-slot m of slot l , the following update applies:

$$\tilde{q}_{m,l}^c = \left(1 - (1 - q_{m,l}^c)(1 - T_f^\dagger \lambda_i)\right) \quad (4a)$$

$$n_i^c = 1 + \sum_{j \in \mathcal{D}_{m,l} \setminus \{i\}} \tau_{m,l} T_f^\dagger \lambda_j \quad (4b)$$

$$\tilde{\Lambda}_{m,l} = \Lambda_{m,l} + \lambda_i \left(1 - \frac{\tilde{q}_{m,l}^c}{n_i^c}\right) \quad (4c)$$

$$\tilde{\Gamma}_{m,l} = \Gamma_{m,l} + T_f^\dagger \lambda_i \left(1 - \frac{\tilde{q}_{m,l}^c}{n_i^c}\right) \quad (4d)$$

$$\tilde{\tau}_{m,l} = \tau_{m,l} \quad (4e)$$

which is based on the analysis in Section IV-E of Part I. Equations (4a)–(4d) update the packet collision probability,² the average number of packets per transmission (taking collision into account), the aggregated packet arrival rate, and the accumulated number of packet arrivals, respectively, corresponding to a mini-slot after a new device is assigned that mini-slot. The last equation, i.e., (4e), follows from the proof of Theorem 3 in Part I. Specifically, the result (34) in Part I shows that, under a low collision probability, the AD-F for devices assigned any mini-slot depends on the packet arrival rates of all devices in the preceding mini-slots, but not the packet arrival rates of other devices sharing the same mini-slot.

IV. LEARNING-ASSISTED SCHEDULING

The proposed device assignment in the preceding section can be applied when the parameters n_m, r^H, r^R , and r^L are given. In this section, we propose learning-assisted scheduling to determine the values of these protocol parameters.

A. Motivation for Learning-Assisted Scheduling

Choosing proper values for those protocol parameters is challenging. First, the impact of protocol parameters n_m, r^H, r^R, r^L and the impact of device assignment are correlated. For example, knowledge of the slot/mini-slot assignment is required to analyze the impact of n_m , while the assignment cannot be determined without knowing n_m first. Second, the effects of n_m, r^H, r^R, r^L on the performance are mutually dependent. Consider n_m and r^H as an example. Both n_m and r^H affect the delay of HP devices. The impact of adjusting r^H depends on the value of n_m , and the dependence is further affected by the device packet arrival rate profile. As a result, we cannot establish an analytical model for n_m, r^H, r^R , and r^L . On the other hand, using brutal force to choose their values is not viable due to the large number of diverse devices. There are usually too many candidate combinations of n_m ,

²In practice, a guard margin may need to be applied to the estimated collision probability in (4a). After all, such estimation may not be sufficiently accurate since we assume no statistical knowledge of the packet arrival of any device other than the average arrival rate.

r^H , r^R , and r^L , and each combination requires a recalculation of the device assignment using Algorithms 1 and 2. As the assignment algorithm is based on calculating the delay and collision probability while assigning each device, the complexity of recalculating all assignment for all combinations can be very high.³

Consequently, we use a learning-based method to capture the impact of n_m , r^H , r^R , r^L and determine their values. Specifically, we train a DNN to learn the mapping from the combination of device and packet arrival rate profiles and protocol parameter settings to the protocol performance. A significant part of the training can be done offline to avoid a long training duration in an online setting caused by searching for and determining appropriate protocol parameters.

B. Role of the DNN

We use a DNN to assist the AP in determining the parameters of the proposed MAC protocol, as follows. First, for each device and packet arrival rate profile,⁴ we try different combinations of n_m , r^H , r^R , and r^L , use the heuristic algorithm to obtain the assignment, and test the resulting performance using simulations. Then, the device and packet arrival rate profile, protocol parameter settings (n_m , r^H , r^R , and r^L), and the resulting protocol performance (as label) are used to train and test the DNN.

The data generation, training, and testing are conducted offline. When the DNN is well-trained, we can imitate the mapping from a device and packet arrival rate profile and a protocol parameter setting to the protocol performance. Accordingly, we can determine the protocol parameters online by trying different parameters on the DNN and compare the resulting performance. Recall that the packet arrival rates of devices remain constant in a relatively long duration, as mentioned in Part I. When an update of the packet arrival rates occurs, it triggers a decision on the protocol parameters, and the DNN assists the decision making as aforementioned.

Specifically, the DNN works as follows. The input of the DNN includes the following two components.

- 1) Device and packet arrival rate profile—to be flexible with the number of devices, we divide the range of packet arrival rate into I intervals. Letting $\lambda^{\max}$ and $\lambda^{\min}$ denote the maximum and minimum packet arrival rates, the width of each interval is $(\lambda^{\max} - \lambda^{\min})/I$. We count the number of HP, RP, and LP devices in each of the I intervals and organize the corresponding numbers into three $I \times 1$ vectors $\mathbf{c}^H$, $\mathbf{c}^R$, and $\mathbf{c}^L$, respectively.
- 2) Protocol parameter settings—the number of mini-slots in each slot (n_m) and the number of slots in each HP, RP, and LP assignment cycle (r^H , r^R , and r^L) are the second input component.

³Such complexity, as the result of a mixed integer nonlinear programming, is noted in many works, e.g., [17], some of which adopt a learning-based method as a solution.

⁴We refer to the collective information including the number of HP, RP, and LP devices as well as the packet arrival rate of each device as a device and packet arrival rate profile.




Fig. 2. Structure of the DNN.

The input data, $\{\mathbf{c}^H, \mathbf{c}^R, \mathbf{c}^L, n_m, r^H, r^R, r^L\}$, is normalized by the Z-score method [18] and fed to the first fully connected layer.

The DNN consist of K fully connected layers. For layer k , n_k neurons are deployed. The trainable parameters, i.e., kernels and bias, for neurons in the network are denoted by θ . The DNN output includes the maximum and the average delay as well as the maximum and the average packet collision probability for each of the three device types. In addition, we adopt an indication bit in the output to indicate whether the assignment algorithms fail to find a solution that satisfies the performance requirements of all devices. The indication bit is 1 if the assignment attempt fails and 0 otherwise. Overall, there are 13 output neurons introduced in the network.

The DNN following the above-mentioned design is illustrated in Fig. 2. The DNN is implemented by Keras [19], a high-level neural network application programming interface using Tensorflow backend. The objective of the offline training is to find an appropriate θ value that minimizes the loss function $\mathcal{L}(\theta)$ represented by the mean squared error (MSE) for regression. Adam optimizer [20] is adopted to minimize the loss function iteratively, where the optimizer is set with learning rate $\alpha = 1e-3$ and exponential decay rates $\beta_1 = 0.9$ and $\beta_2 = 0.999$.

The labels, i.e., the protocol performance under specific device and packet arrival rate profiles and the protocol parameter settings, are generated via simulations. Although we can generate the labels offline, a very large training set may not be practical as it could require overwhelmingly long simulations. Meanwhile, the simulation results also demonstrate randomness, due to the randomness in the packet arrival at each device. Given the limited training set with randomness in the labels, the problem of over-fitting can be severe. We can use random dropout to alleviate over-fitting and improve the robustness of the training model [21].

It is worth noting that our DNN does not directly output the best protocol parameters $\{n_m, r^H, r^R, r^L\}$. An alternative design is to train a DNN that outputs the best $\{n_m, r^H, r^R, r^L\}$. The difference is whether the DNN assists the decision making or directly makes a decision. We choose the former and let the DNN learns the mapping from various protocol parameters to the resulting performance since this approach is more flexible. For example, if the DNN directly makes a decision, the output

may not be feasible or preferred when there are additional constraints on $\{n_m, r^H, r^R, r^L\}$. In contrast, using our approach, we can identify different parameter sets and compare them for a feasible or preferred solution.

V. NUMERICAL RESULTS

This section presents our numerical results in three parts. First, we demonstrate the effectiveness of MsCS, SyncCS, and SMsA proposed in Section III of Part I and verify our analysis in Section IV of Part I. Second, we demonstrate the performance of the device assignment in Section III of Part II. Last, we demonstrate the feasibility of the DNN-assisted scheduling in Section IV of Part II.

The length of a mini-slot is important and should be chosen carefully. As mentioned in Part I, the length of a mini-slot depends on the maximum propagation delay across the coverage area and the time required for detecting the channel status. The propagation time across a 500 m distance, which is larger than the size of typical factories, is about $1.7 \mu\text{s}$. The channel sensing based on energy detection can be very fast and is not considered as the bottleneck for reducing the mini-slot length here [22]. However, the hardware/software incurred delay can vary for different devices. To be conservative, we use the distributed coordination function (DCF) slot time in IEEE 802.11ac as the reference and set the mini-slot time to be $9 \mu\text{s}$ in most of our simulation examples [23]. Using this mini-slot length, the overhead in each slot incurred by having n_m mini-slot for channel sensing is $9 \times 10^{-6} \times n_m$ s. For example, consider a packet length of 50 bytes in the physical layer, and a data transmission rate of 3 Mb/s, which yields a data transmission duration of $133 \mu\text{s}$. With 10 mini-slots in each slot, the overall length of mini-slots is $90 \mu\text{s}$ in every 233 μs .

A. Mini-Slot Delay With MsCS, SyncCS, and SMsA

Via simulations, we evaluate the mini-slot delay⁵ in the cases with and without SyncCS and SMsA and compare the numerical results with the analytical results from Section IV of Part I. We focus on different mini-slots of one target slot. The general settings in this section are as follows (unless stated otherwise).

- 1) n_m and n_s are set to 10 and 100, respectively.
- 2) T_m is set to $9 \mu\text{s}$. T_x is $133 \mu\text{s}$, i.e., the duration of a 50-byte physical-layer packet transmitting at 3 Mb/s. Accordingly, T_s in its full length is $223 \mu\text{s}$, i.e., $10 \times 9 \mu\text{s} + 133 \mu\text{s}$.
- 3) Device i is assigned a mini-slot with smaller index than the mini-slot of device j if $\lambda_i < \lambda_j$.
- 4) 20 000 frames are simulated for each case.

Mini-Slot Delay With MsCS and With MsCS and SyncCS:

Fig. 3 shows the results with only MsCS (i.e., no SyncCS or SMsA), with and without buffer, as well as the results with both MsCS and SyncCS, in the case with buffer, for Poisson packet arrivals. The overall delay includes both the base and the access delay. The packet arrival rate of each device is

⁵For brevity, we use “mini-slot delay” to refer to the delay of a device assigned that mini-slot.




Fig. 3. Mini-slot delay of MsCS only and of MsCS and SyncCS with (a) lower packet arrival rates and (b) higher packet arrival rates.

randomly generated based on a uniform distribution. Fig. 3(a) corresponds to a lower packet arrival rate, i.e., in the range between 0.2 and 1 packets per second per device, and Fig. 3(b) corresponds to a higher packet arrival rate, i.e., between 1 and 5 packets per second per device. The analytical results in Fig. 3 are based on (3) and (6) of Part I with the expected frame length given by (12) of Part I, respectively. It can be observed that:

- 1) the difference between the analytical and numerical results is small for all mini-slots in all cases;
- 2) the delay increases slowly with the mini-slot index for the first several mini-slots but faster for the last several mini-slots in the case of higher packet arrival rate;
- 3) the difference in delay with and without buffer is insignificant under lower packet arrival rate and significant under higher packet arrival rate;
- 4) without SyncCS, the delay for the first mini-slot is around 11 ms. For the last mini-slot, depending on the packet arrival rate, the delay ranges from 15 ms in Fig. 3(a) to 125 ms in Fig. 3(b), less than the average packet arrival interval in all cases;
- 5) with SyncCS, the delay is reduced by more than 50% for each mini-slot as compared with the case without SyncCS. In the case of a higher packet arrival rate in Fig. 3(b), the maximum delay decreases from about 125 ms to around 35 ms.

Overall, the numerical results demonstrate the accuracy of (3) and (6) of Part I, the practicality of accommodating multiple devices in the same slot via MsCS, as well as the effectiveness of SyncCS.




Fig. 4. Mini-slot delay of MsCS and SMsA with (a) no buffer and (b) with buffer. There are seven overlapping dashed curves in each plot, corresponding to the simulation results. Given any mini-slot index, the seven points on the seven dashed curves are for the seven devices sharing the corresponding mini-slot. The only solid curve in each plot gives the analytical result for all devices, since Theorem 3 of Part I suggests that the delay for all devices sharing the same mini-slot is approximately the same.

Mini-Slot Delay With MsCS and SMsA: In this simulation example with SMsA (but not SyncCS), each mini-slot accommodates seven devices instead of one. Note that such mini-slot usage is not optimal and is only used for illustrating the impact of SMsA on the mini-slot delay. As the 10 mini-slots accommodate 70 devices in total, the slot is prone to overloading if the packet arrival rate is high. Therefore, we use low packet arrival rate in this example. Fig. 4 shows the case (a) without and (b) with buffer, respectively. Now that each mini-slot accommodates seven devices, there are seven numerical results on the delay for each mini-slot. The simulation results overlap in Fig. 4, suggesting that the delay for all seven devices in any given mini-slot is almost identical. This is consistent with Theorem 3 in Section IV-E of Part I. Moreover, the simulation results match closely with the analytical results based on Appendix C of Part I.

Impact of Mini-Slot Length and Frame Length: We use the same settings as in Fig. 4 with buffers, except for a change in the mini-slot length or the frame length. The mini-slot usage here is still not optimal and only for showing the impact of mini-slot and frame lengths. In Fig. 5(a), the mini-slot length reduces to 7 from 9 μ s in Figs. 3 and 4. Comparing with Fig. 4(b), the impact of mini-slot length on the delay becomes evident. Accordingly, the performance of the proposed protocol can further improve if a reduction in the mini-slot length is feasible. In Fig. 5(b), the mini-slot length is back to 9 μ s, the packet arrival rate is multiplied by 5, and the frame length




Fig. 5. Mini-slot delay of MsCS and SMsA with (a) shorter mini-slot length and (b) shorter frame length and higher packet arrival rates. The 7 overlapping dashed curves in each plot are the result of seven devices sharing each mini-slot. The only solid curve in each plot gives the analytical result for all devices based on Theorem 3 of Part I.


reduces to 5 slots from 100 slots. Comparing with Fig. 4(b), the impact of frame length on the delay and the necessity of differentiated assignment cycles become clear. The results indicate that a very low delay is achievable if we keep the HP assignment cycle sufficiently short.

B. Performance of the Device Assignment Algorithms


We evaluate the performance of the device assignment, i.e., Algorithms 1 and 2 in Section III-C of Part II, given n_m , r^H , r^R , and r^L . In the evaluation, MsCS, SyncCS, SMsA, as well as differentiated assignment cycles are used, and a buffer is assumed at each device. Again, T_m and T_x are set as 9 μ s and 133 μ s, respectively.

We consider 1000 devices with mixed packet arrival patterns. Specifically, the number of HP, RP, and LP devices is 50, 450, and 500, respectively. A half of all the devices, selected randomly, have Poisson packet arrivals with rate randomly selected from the range between 1 packet per second per device and 5 packets per second per device. The remaining devices have periodic packet arrivals. The arrival rate is randomly distributed in the same range (i.e., [1, 5]), and a random component within $\pm 5\%$ of the packet arrival interval is added to each arrival instant for periodical packets. Each slot consists of 8 mini-slots (i.e., $n_m = 8$), and each HP assignment cycle consists of 5 slots (i.e., $r^H = 5$). Delay thresholds δ^H , δ^R , δ^L are set to 1ms, 10ms, and 80ms, respectively, while the packet collision probability thresholds ρ^H , ρ^R , and ρ^L are set to 1.5%, 6%, and 10%, respectively.

A simulation duration of 2000 s is used to test the performance of Algorithms 1 and 2. Fig. 6 shows the delay



(a)



(b)

Fig. 6. Performance of Algorithms 1 and 2 with 1000 devices and mixed packet arrival patterns. (a) Delay and collision performance, $r^R = 45$, $r^L = 270$. (b) Delay and collision performance, $r^R = 35$, $r^L = 140$.

and packet collision probability of each device as well as the average for each type of devices, with two different assignment cycle settings. The three clusters in each figure correspond to the three groups of HP, RP, and LP devices, respectively. In Fig. 6(a), r^R and r^L are 45 and 270, respectively, while r^R and r^L are 35 and 140 in Fig. 6(b). From Fig. 6, we observe that the preset QoS requirements for all devices are satisfied. For example, from Fig. 6(a), the following observations can be made:

- 1) HP devices—average delay 0.38 ms, maximum delay 0.39 ms; average collision probability 0.54%, and maximum collision probability 1.08%;
- 2) RP devices—average delay 3.1 ms, maximum delay 3.7 ms, average collision probability 1.4%, and maximum collision probability 4.8%;
- 3) LP devices—average delay 14.2 ms, maximum delay 20.9 ms, average collision probability 0%, and maximum collision probability 0%.




Fig. 7. Performance of Algorithms 1 and 2 with 350 HP devices, $n_m = 4$, $r^H = 6$.

Fig. 6 also clearly demonstrates differentiated performance achieved for different type of devices. Note that the delay in Fig. 6 is smaller than that in Figs. 3 and 4 for two reasons.

- 1) Differentiated assignment cycles enable a very low delay for HP and RP devices. For example, each HP device gets a potential transmission opportunity in every 5 slots in the case of Fig. 6, the same as in Fig. 5(b), instead of every 100 slots in the case of Figs. 3 and 4.
- 2) Each slot consists of only 8 mini-slots in the case of Fig. 6, instead of 10 in the case of Figs. 3 and 4. A less number of mini-slots leads to both shorter slots, which reduce delay for all devices, and higher slot idle probabilities, which contribute to a further reduction in delay thanks to SyncCS.

Furthermore, Fig. 6 shows the impact of assignment cycles on the performance. Specifically, via different settings of r^R and r^L in Fig. 6(a) and (b), the possibility of making a trade-off between collision and delay is shown. Moreover, Fig. 6(a) and (b) demonstrates how our proposed algorithms can adapt to the given protocol parameters. In Fig. 6(a), r^L is larger and each LP device has to wait for a longer duration before having a transmission opportunity. As a result, the probability that an LP device has a packet to send in its assigned mini-slot can be high, and assigning two or more LP devices the same mini-slot in such case can yield a high collision probability. Therefore, the algorithms choose to assign each LP device an exclusive mini-slot. In comparison, r^L is much smaller in Fig. 6(b), and thus the probability that an LP device has a packet to send in its assigned mini-slot is lower. Therefore, the algorithms allow LP devices to share a mini-slot at the cost of small collision probabilities.

Fig. 7 demonstrates the performance under the same setting as in Fig. 6 except: 1) there are now 350 devices, all HP, in the network; and 2) there are 4 mini-slots in each slot ($n_m = 4$) and 6 slots in each HP cycle ($r^H = 6$). The QoS requirements on delay and packet collision are satisfied for all devices. The average delay and collision probability among all devices are less than 0.26 ms and 0.6%, respectively. This result illustrates

TABLE I
DNN STRUCTURE

Layer	Number of neurons	Activation function	Dropout
n_1	1024	elu	70%
n_2	1024	elu	70%
n_3	512	elu	-
n_4	256	relu	-
n_5	128	relu	-
n_6	64	relu	-
n_7	13	relu	-

the flexibility of the proposed device assignment algorithms in terms of adapting to different device profiles.

In the simulation examples in this section, the number of mini-slots, n_m , and the assignment cycles, r^H , r^R , and r^L , are not optimized. Thus, the resulting performance is not necessarily optimal. However, the results shown in Fig. 6 illustrate the advantage of the proposed MAC protocol and the assignment algorithms, in terms of satisfying stringent QoS, prioritization, and flexibility. Particularly, while random access is known to have distinctive advantage for low data traffic in delay as compared with scheduled access, e.g., as discussed in [24], we demonstrate that appropriate scheduling, combined with well-designed access protocol, can also achieve very low delay in a high-density MTC network.

C. DNN-Assisted Scheduling

The structure parameters of our proposed DNN are given in Table I. We utilize 8,200 sets of device packet arrival profiles and generate the corresponding delay and packet collision performance via the device assignment algorithms, for various values of n_m and r^R .⁶ Each of the 8200 sets consists of six different combinations of n_m and r^R , yielding 49 200 data entries. We employ 80% of 49 200 data entries as the training set, 10% as the validation set in training, and 10% as the test set. To deal with the overfitting issue in training, we utilize the random dropout technique. Specifically, the neurons in layers n_1 and n_2 have a 70% chance to be dropped off in each training step. The gradient backpropagation is performed over data batches of size 128 during 50 epochs.

The training loss and validation loss of the proposed DNN are shown in Fig. 8(a), where the output data are normalized to the range [0, 1]. The convergence occurs after around 20 epochs. In addition, the gap between training loss and validation loss is small, showing that the overfitting issue is alleviated by random dropout.

We adopt the R-squared score to measure the fitness of our trained model in the training data set. The R-squared score is calculated by

$$\text{R-square} = \frac{\sum_i (\hat{y}_i - \bar{y})^2}{\sum_i (y_i - \bar{y})^2}. \quad (5)$$

When the score is close to 1, the trained model can generate predicted results with a reasonably small variance. The R-squared score of the proposed DNN is shown in Fig. 8(b),

⁶We fix r^H and r^L in this illustration for simplicity.




Fig. 8. (a) Training loss and validation loss of the proposed DNN. (b) R-squared score of the proposed DNN.

TABLE II
COMPARISON BETWEEN PREDICTED RESULTS AND
LABELS IN THE TEST SET

Overall MSE	Collision Probability					
	Maximum MSE			Mean MSE		
	HP	LP	RP	HP	LP	RP
2.3e-4	2.9e-5	-	1.8e-4	1.2e-6	-	1.6e-5
Flag Bit Accuracy	Delay					
	Maximum MSE			Mean MSE		
	HP	LP	RP	HP	LP	RP
98.5%	5.8e-9	4.0e-5	2.6e-7	5.0e-9	1.4e-5	1.5e-7

in which the score converges to a value close to 1 after 10 epochs.

We further validate the fitness of the trained DNN model with the data from the test set. The comparison between the predicted performance metric values and the ground truth labels is presented in Table II.⁷ It can be seen that the predicted results can match the ground truth labels in the test set with low MSE, and thus the proposed DNN is able to learn the mapping from the device and packet arrival profile and the protocol parameter settings to the resulting performance after sufficient training.

VI. CONCLUSION

In Part II of this article, we customize scheduling for our proposed MAC protocol in Part I to complete the overall MAC protocol design. To maximize the strength of the MAC protocol, a proper choice of the cycle lengths and number of mini-slots in each slot is necessary, and so is a proper assignment of slots and mini-slots to all devices. Based on

⁷The LP devices always have 0 collision probability in this example [similar to the case in Fig. 6(a)]. Thus, the MSE is 0 but not meaningful in such cases. Therefore, we use two “-” under LP instead of “0” in this table.


the performance analysis in Part I, we are able to assign devices with the due granularity and accuracy. Utilizing a trained DNN, we manage to determine the protocol parameters efficiently. Integrating the distributed coordination in Part I and the centralized scheduling in Part II composes the unique strength of our tailored MAC design. As a result, the proposed MAC is capable of supporting a large number of devices with sporadic data packets under a single AP and a single channel, while achieving a (sub)millisecond-level delay and very low collision probability. Building on the proposed MAC, future research directions may include extending the MAC design to nonfully connected networks with either one AP or multiple APs. Another possible extension is additional transmission control measures, such as random back-off or probabilistic transmission for improved fairness or further reduced collision probability.

ACKNOWLEDGMENT

The authors would like to thank Conghao Zhou and Xuehan Ye for discussions on the role of learning in scheduling.

REFERENCES

- [1] Y. Liu, M. Kashef, K. B. Lee, L. Benmohamed, and R. Candell, "Wireless network design for emerging IIoT applications: Reference framework and use cases," *Proc. IEEE*, vol. 107, no. 6, pp. 1166–1192, Jun. 2019.
- [2] J. Gao, W. Zhuang, M. Li, X. Shen, and X. Li, "MAC for machine-type communications in industrial IoT—Part I: Protocol design and analysis," *IEEE Internet Things J.*, early access, Jan. 12, 2021, doi: [10.1109/JIOT.2021.3051181](https://doi.org/10.1109/JIOT.2021.3051181).
- [3] D. Jiang, H. Wang, E. Malkamaki, and E. Tuomaala, "Principle and Performance of Semi-persistent Scheduling for VoIP in LTE System," in *Proc. Int. Conf. Wireless Commun. Netw. Mobile Comput. (WiCOM)*, Shanghai, China, Sep. 2007, pp. 2861–2864.
- [4] P. Wang and W. Zhuang, "A token-based scheduling scheme for WLANs supporting voice/data traffic and its performance analysis," *IEEE Trans. Wireless Commun.*, vol. 7, no. 5, pp. 1708–1718, May 2008.
- [5] A. T. Gamage, H. Liang, and X. Shen, "Two time-scale cross-layer scheduling for cellular/WLAN interworking," *IEEE Trans. Commun.*, vol. 62, no. 8, pp. 2773–2789, Aug. 2014.
- [6] A. Ksentini, P. A. Frangoudis, P. C. Amogh, and N. Nikaein, "Providing low latency guarantees for slicing-ready 5G systems via two-level MAC scheduling," *IEEE Netw.*, vol. 32, no. 6, pp. 116–123, Nov./Dec. 2018.
- [7] A. S. Lioumpas and A. Alexiou, "Uplink scheduling for machine-to-machine communications in LTE-based cellular systems," in *Proc. GLOBECOM Workshops*, Houston, TX, USA, Dec. 2011, pp. 353–357.
- [8] T. A. Al-Janabi and H. S. Al-Rawashidy, "An energy efficient hybrid MAC protocol with dynamic sleep-based scheduling for high density IoT networks," *IEEE Internet Things J.*, vol. 6, no. 2, pp. 2273–2287, Apr. 2019.
- [9] P. Si, J. Yang, S. Chen, and H. Xi, "Adaptive massive access management for QoS guarantees in M2M communications," *IEEE Trans. Veh. Technol.*, vol. 64, no. 7, pp. 3152–3166, Jul. 2015.
- [10] G. Karadag, R. Gul, Y. Sadi, and S. C. Ergen, "QoS-constrained semi-persistent scheduling of machine-type communications in cellular networks," *IEEE Trans. Wireless Commun.*, vol. 18, no. 5, pp. 2737–2750, May 2019.
- [11] C. Zhang, X. Sun, J. Zhang, X. Wang, S. Jin, and H. Zhu, "Throughput optimization with delay guarantee for massive random access of M2M communications in industrial IoT," *IEEE Internet Things J.*, vol. 6, no. 6, pp. 10077–10092, Dec. 2019.
- [12] O. Arouk, A. Ksentini, and T. Taleb, "Group paging-based energy saving for massive MTC accesses in LTE and beyond networks," *IEEE J. Sel. Areas Commun.*, vol. 34, no. 5, pp. 1086–1102, May 2016.
- [13] N. Salodkar, A. Karandikar, and V. S. Borkar, "A stable online algorithm for energy-efficient multiuser scheduling," *IEEE Trans. Mobile Comput.*, vol. 9, no. 10, pp. 1391–1406, Oct. 2010.
- [14] C. Chang, D. Lee, and C. Wang, "Asynchronous grant-free uplink transmissions in multichannel wireless networks with heterogeneous QoS guarantees," *IEEE/ACM Trans. Netw.*, vol. 27, no. 4, pp. 1584–1597, Aug. 2019.
- [15] V. Rodoplu, M. Nakip, D. T. Eliyi, and C. Güzelis, "A multi-scale algorithm for joint forecasting-scheduling to solve the massive access problem of IoT," *IEEE Internet Things J.*, vol. 7, no. 8, pp. 8572–8589, Sep. 2020.
- [16] B. Yang, X. Cao, Z. Han, and L. Qian, "A machine learning enabled MAC framework for heterogeneous Internet-of-Things networks," *IEEE Trans. Wireless Commun.*, vol. 18, no. 7, pp. 3697–3712, Jul. 2019.
- [17] B. Yang, X. Cao, J. Bassey, X. Li, and L. Qian, "Computation offloading in multi-access edge computing: A multi-task learning approach," *IEEE Trans. Mobile Comput.*, early access, Apr. 27, 2020, doi: [10.1109/TMC.2020.2990630](https://doi.org/10.1109/TMC.2020.2990630).
- [18] A. Kumcu, K. Bombeke, L. Platiša, L. Jovanov, J. Van Looy, and W. Philips, "Performance of four subjective video quality assessment protocols and impact of different rating preprocessing and analysis methods," *IEEE J. Sel. Topics Signal Process.*, vol. 11, no. 1, pp. 48–63, Feb. 2017.
- [19] F. Chollet, *Keras: The Python Deep Learning Library*, Astrophysics Source Code Library, Jun. 2018. [Online]. Available: <https://ui.adsabs.harvard.edu/abs/2018ascl.soft06022C>
- [20] D. P. Kingma and J. Ba, "Adam: A method for stochastic optimization," 2014. [Online]. Available: [arXiv:1412.6980](https://arxiv.org/abs/1412.6980).
- [21] N. Srivastava, G. Hinton, A. Krizhevsky, I. Sutskever, and R. Salakhutdinov, "Dropout: A simple way to prevent neural networks from overfitting," *J. Mach. Learn. Res.*, vol. 15, no. 1, pp. 1929–1958, Jan. 2014.
- [22] S. Yoon, L. E. Li, S. C. Liew, R. R. Choudhury, I. Rhee, and K. Tan, "QuickSense: Fast and energy-efficient channel sensing for dynamic spectrum access networks," in *Proc. IEEE INFOCOM*, Turin, Italy, Apr. 2013, pp. 2247–2255.
- [23] *IEEE Standard for Information Technology—Telecommunications and Information Exchange Between Systems Local and Metropolitan Area Networks—Specific Requirements—Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications*, IEEE Standard 802.11-2016, Dec. 2016.
- [24] M. Gharbieh, H. ElSawy, H.-C. Yang, A. Bader, and M.-S. Alouini, "Spatiotemporal model for uplink IoT traffic: Scheduling and random access paradox," *IEEE Trans. Wireless Commun.*, vol. 17, no. 12, pp. 8357–8372, Dec. 2018.




Jie Gao (Member, IEEE) received the M.Sc. and Ph.D. degrees in electrical and computer engineering from the University of Alberta, Edmonton, AB, Canada, in 2009 and 2014, respectively.

He was a Postdoctoral Researcher with Ryerson University, Toronto, ON, Canada, from 2017 to 2019 and a Research Associate with the University of Waterloo, Waterloo, ON, Canada, from 2019 to 2020. He joined the Department of Electrical and Computer Engineering, Marquette University, Milwaukee, WI, USA, as an Assistant Professor in

August 2020. His research interests include machine learning for communications and networking, Internet of Things (IoT) and industrial IoT solutions, and cloud and edge computing.

Dr. Gao was a recipient of the Natural Science and Engineering Research Council of Canada Postdoctoral Fellowship and Ontario Centres of Excellence TalentEdge Fellowship. He is an Editor for IEEE ACCESS.



Mushu Li (Student Member, IEEE) received the B.Eng. degree from the University of Ontario Institute of Technology, Oshawa, ON, Canada, in 2015, and the M.A.Sc. degree from Ryerson University, Toronto, ON, Canada, in 2017. She is currently pursuing the Ph.D. degree in electrical engineering with the University of Waterloo, Waterloo, ON, Canada.

Her research interests include the system optimization in VANETs and machine learning in wireless networks.

Ms. Li was a recipient of the NSERC CGS Scholarship in 2018 and OGS in 2015 and 2016, respectively.




Weihua Zhuang (Fellow, IEEE) received the B.Sc. and M.Sc. degrees in electrical engineering from Dalian Maritime University, Dalian, China, and the Ph.D. degree in electrical engineering from the University of New Brunswick, Fredericton, NB, Canada.

She has been with the Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ON, Canada, since 1993, where she is currently a Professor and a Tier I Canada Research Chair of Wireless Communication Networks. She

was an IEEE Communications Society Distinguished Lecturer from 2008 to 2011.

Prof. Zhuang was a recipient of the 2017 Technical Recognition Award from the IEEE Communications Society Ad Hoc and Sensor Networks Technical Committee, and a co-recipient of several Best Paper Awards from IEEE conferences. She was the Editor-in-Chief of IEEE TRANSACTIONS ON VEHICULAR TECHNOLOGY from 2007 to 2013, the Technical Program Chair/Co-Chair of IEEE VTC 2017/2016 Fall, and the Technical Program Symposia Chair of IEEE Globecom 2011. She is an Elected Member of the Board of Governors and a Vice President—Publications of the IEEE Vehicular Technology Society. She is a Fellow of the Royal Society of Canada, the Canadian Academy of Engineering, and the Engineering Institute of Canada.



Xu Li (Member, IEEE) received the B.Sc. degree in computer science from Jilin University, Changchun, China, in 1998, the M.Sc. degree in computer science from the University of Ottawa, Ottawa, ON, Canada, in 2005, and the Ph.D. degree in computer science from Carleton University, Ottawa, in 2008.

He is a Senior Principal Researcher with Huawei Technologies Canada, Markham, ON, Canada. Prior to joining Huawei, he worked as a Research Scientist (with tenure) with National Institute for Research in Computer Science and Automation, Rocquencourt,

France. He contributed extensively to the development of 3GPP 5G standards through over 90 standard proposals. He has published over 100 refereed scientific papers and is holding over 30 issued US patents. His current research interest is focused in 5G.

Dr. Li is/was on the editorial boards of *IEEE Communications Magazine*, *IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS*, *Transactions on Emerging Telecommunications Technologies* (Wiley), and a number of other international archive journals.



Xuemin (Sherman) Shen (Fellow, IEEE) received the Ph.D. degree in electrical engineering from Rutgers University, New Brunswick, NJ, USA, in 1990.

He is currently a University Professor with the Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ON, Canada. His research focuses on network resource management, wireless network security, Internet of Things, 5G and beyond, and vehicular *ad hoc* and sensor networks.

Dr. Shen received the R. A. Fessenden Award in 2019 from IEEE, Canada, the Award of Merit from the Federation of Chinese Canadian Professionals (Ontario) in 2019, and the James Evans Avant Garde Award in 2018 from the IEEE Vehicular Technology Society, the Joseph LoCicero Award in 2015 and Education Award in 2017 from the IEEE Communications Society, the Technical Recognition Award from Wireless Communications Technical Committee in 2019 and AHSN Technical Committee in 2013, the Excellent Graduate Supervision Award in 2006 from the University of Waterloo, and the Premier's Research Excellence Award in 2003 from the Province of Ontario, Canada. He served as the Technical Program Committee Chair/Co-Chair for IEEE Globecom'16, IEEE Infocom'14, IEEE VTC'10 Fall, and IEEE Globecom'07, and the Chair for the IEEE Communications Society Technical Committee on Wireless Communications. He was the elected IEEE Communications Society Vice President for Technical and Educational Activities, a Vice President for Publications, the Member-at-Large on the Board of Governors, a Chair of the Distinguished Lecturer Selection Committee, and a Member of IEEE ComSoc Fellow Selection Committee. He is a registered Professional Engineer of Ontario, Canada, an Engineering Institute of Canada Fellow, a Canadian Academy of Engineering Fellow, a Royal Society of Canada Fellow, a Chinese Academy of Engineering Foreign Member, and a Distinguished Lecturer of the IEEE Vehicular Technology Society and Communications Society. He was the Editor-in-Chief of IEEE INTERNET OF THINGS JOURNAL, IEEE NETWORK, and *IET Communications*.